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Generating Tests b r Delay
Faults in Nonscan Circuits
MO-

WORK REPOmD on delay

testing is applicable only to the scan
type of circuits.This restricted problem is, of course, more tractable
than delay testing of general s e
quential circuits. But a large number of VU1 circuits are still designed
without scan,and they must be tested for delay faults by means of functional test vectors supplied by the
designer. The quality and complete
ness of such vectors remain
questionable. Although researchers
have reported some results on delay testing for nonscan circuits,’
work on test generation algorithms
is needed. In this article, we prcpose a delay test method for synchronous circuits without scan.
Even a properly designed circuit
can have timing problems due to
physical faults or variations in p r o
cess parameters. In the literature, r e
searchers have used two models to
account for such effects: the gate
delay model and the path delay
model. The gate delay model holds
that a delay fault existswhen a gate’s
delay exceeds its nominal value by
more than a preset threshold value.
An earlier version of this article was presented
at the fihh International Conferenceon VU1Design, Bangalore,India,January 1992.
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The path delay model holds that
any circuit path (between clocked
storage elements) with a total delay
AT&T Bell Laboratories
exceeding the clock interval is faulty.
SHARAD C. SETH
For our method,we use a path delay
model similar to one given by
University of Nebraska
Malaiya and Narayanaswamy? A
at Lincoln
path can originate at a primary input
or a flipflop and terminate at either a
primary output or a flipflop. A delay
This new mehod allows any
fault will cause the propagation time
sequential-circuittest gene
of a signal (either a rising or a falling
program to produce path
transition) through the path to extests for nonscan circuits. To
ceed the clock period. In general, a
given path, the authors a q
test for a path delay fault has three
the netlist mod$ of the circuit
phases: initialization,path activation,
and propagation. Each phase cona logic Mock in which testing
tains one or more input vectors.
certain single stuck-atfauh
The activation phase consists of
equivalent to testing For a
two vectors that initiate a signal trandelay fault. The test sequen
sition at the path’sorigin and propathe stuck-atfault performs a
gate it to the path’s end. Concepts of
necessary delay fault test fun
path testing in combinational and
scan-basedcircuits are applicable to
initialization,path activation,
this phase. Two schools of thought
fault propagation.The a
exist, based on the way the path is
present results on bench
activated. In the fully transitional
nonscan and scan/hold
path (FIT’) approach? both vectors
testing.
sensitize the entire path at each gate.
In the alternative approach,
Gate delay faults require delay simula- which we use in our method, only the
tion, unless one assumesthat a faultygate second vector fully sensitizes the path.
has only large deviations from the nomi- The first vector, however, sensitizes the
nal value (the gross-delaymodel).
path through gates that must propagate
VlSHWANl D. AGRAWAL
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noncontrolling values (such as 0through
an OR gate) along the path. The advantage of this approach is that it sets fewer
signals than the FI"approach,and, as a
result, some paths with no FTP tests can
also be activated. Smith4 and Lin and
Reddy specify the required signal states.
Test robustness-that is, test validity for
arbitrary delayrequires that certain sig
nals remain unchanged during the two
vectors of the path activation phase. No
static hazard should be produced on
these signals. Static hazard refers to a
glitch, or pulse, in a steady signal. The
position and width of this pulse may d e
pend on the actual delays in the circuit.
We refer to the robustness of path activation by the two activation vectors as combinational robustness.6
The initialization phase, which precedes path activation, sets the flipflops
suitably for the other phases. The final
phase, propagation, sensitizes a path
from the tested path's destination flipflop
to a primary output. One can make the
initialization and propagation phases independent of circuit delays by slowing
down the system clock. Chattejee and
d'Abreu7have recently reported on their
use of a slow clock in delay testing, a
technique Malaiya and Narayanaswamy2
suggested earlier. The path activation
phase, which involves two vectors, a p
plies the first vector with a slow clock.
The second vector, however, must use
the rated clock. Consequently, even flip
flops other than the destination flipflop
can have faulty values at the end of the
activation phase if several faulty paths are
simultaneously activated. To make the
test sequentially robust, one must impose
added restrictions on flipflopstates.6
Delay fault test generation methods for
nonscan sequential circuits have been
presented by Chakrabotty, Agrawal, and
Bushnell: and, with the R P approach.
by Devadas.*
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Figure 1. Testing of a path delay fault in a nonscan circuit.

Figure 1 illustrates the major phases
and assumptions of the testing proce
dure. An array of duplicated combinational blocks (C) represents the circuit's
operation on application of the test s e
quence (uo through 03.The primary inputs are applied from the top, and the
primary outputs appear beneath the
combinational logic blocks. Presentstate inputs are shown entering from the
left, and nextstate signals appear on the
right. (Figure 1 does not show flip-flops
on the state lines.) We apply the clock
(Ck) that transfers the nextstate signals
to the presentstate input of the next
block just before we apply the primary
inputs. Thus, applying the state inputs si
and the primary inputs U , to C produces
the primary outputs oiand the nextstate
By activating Ck, we latch the
signalssi+].
signals si+l
into the flipflops.

consist of primary inputs, primary outputs, and flipflops.A common clocksig
nal of a given frequency (or period)
synchronizes all flipflops. Proper operation requires that any signal changes at
the combinational logic inputs that will
propagate to the outputs must do so
within the clock period. Our fault model consists of single paths between the
inputs and outputs of the combinational logic. Of course, only sensitizable
paths can be tested for delay faults.
For each path, we have two potential
faults-one based on the time that a rising transition takes to propagate through
the path and the other on that of a falling
transition. In general, a path originating
and ending at flipflops requires additional steps (and greater effort) in test
generation than one that starts at a primary input or terminates at a primary
output. Hence, without loss of generality, we will restrict the discussion to paths
between flip-flops.
In this path delay fault model, testing
reauires an initialization of the circuit to
a state in which a transition can be prop
agated through the path and the
resulting transition captured in the destination flipflop. If the delay fault is
present in the circuit-that is, if the path
delay exceeds the clock period-the
state of the destination latch will be in-

1-
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Initialization sequence. The vectors uo through U , form the initialization
sequence. The state inputs prior to the
application of u0 are don't care (x).
Some circuits have a clear input, which
sets all flipflops into the 0state. In such
cases, o0 may apply the clear signal. For
a circuit without a clearsignal,On, 01, ...,
U , will bring the circuit to a known state.
At the end of the initialization sequence,
all flipflops are set in states required by
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Table 1. Signalvalues for path activation.

signal value

Vi+1

vi+2

requirement

I

any delay faults, we run the clock at a
slower rate.

Path activation vectors. The two
consecutive inputs to the combinationsetspe
al logic, (ui+lvSi+]>and (ui+2$si+2)>
cific input states for the gates on the path
under test. These vectors are the path
activation vectors. We specify the combination of signal values during the a p
plication of these two vectors as shown
in Table 1. The signals U0 and U1 specify the state only for uiS2.The signals SO
and S1 specify steady value for both vectors without a static hazard. R and F are
hazard-free transitions. XX indicates the
values for both vectors are don’t care.
The off-pathsignals follow those given
by Lin and redd^.^ The outputs of gates
on the path assume rising and falling values. As the transition propagates along
the path, it can have dynamic hazards.
The off-path signals feeding gates on
the path assume values among UO, U1,
SO, and S1. During the second vector,
ujC2,the off-path signals must sensitize
the path. However, during the first vector, ui+l,the off-pathsignals remain in the
don’tcare state if the path signal applies
the controlling value (0 for AND and
NAND, 1 for OR and NOR).These conditions are the same as given by Lin and
Reddy, but they differ from those required for FTP testing. In our case, ui+2
fully sensitizes the entire path (solid arrow in shaded C block in Figure l), but
unlike UP testing, ui+]may not sensitize
22

the entire path (dashed arrow in shaded
C block).
The application of ui+2 precedes the
application of the rated clock period to
the flipflops. If the signal amving at the
destination flipflop is a rising transition,
the correct value latched in this flipflop
will be 1. Whenever the path delay exceeds the rated clock period, the
latched value will be 0. Thus, we denote
the destination flipflop’s state by D,
which has the same meaning as in the D
alg~rithrn.~
That is, D denotes a 1 in the
fault-freecircuit and a 0 in the faulty circuit. Similarly, for a falling transition arriving at the destination flip-flop, the
state is D.
Certain inputs to gates along the path
under test have the values SO and S1.
The signals on these lines must be free
from static hazard during path activation, To satisfy this requirement, all
steady values (SO and Sl) must be implied by identical signal assignments for
both path activation vectors at the combinational logic inputs. We will discuss
methods to generate such vectors later.

Propagation vectors. In Figure 1,
all vectors except ui+2are applied at a
slow clock rate. Thus, we can treat all
other time frames as fault-free. The
propagation vectors, u ~ +..~.,,propagate
the destination flipflop’sstate to an observable output. In the time frame i+2,
however, delays can also affect the
states of other flip-flops.Thus, any flip-

flops whose states are changed by the
application of uk2 can potentially assume values that depend on delays.
Even flip-flops whose states do not
change can have incorrect values due
to delays and static hazards. An ideal
test, therefore, requires propagation
vectors to observe the D or state of
the destination flipflop when all other
flip-flopsare uninitialized (set to x ) . ~
Testsso derived will work irrespective
of any delay or timing situations that occur in the circuit. This is a pessimistic
approach that we can easily implement.
However, we make a simplifying,singledelay-fault assumption: While testing a
path,we assume all other paths have significantly smaller delays, and we
assume all flipflops other than the destination are in correct states at the start of
the propagation phase. This assumption
makes the tests sequentially nonrobusL6
Our single-delay-fault assumption is
similar in spirit to the singlestuck-at-fault
assumption. One may argue that due to
the correlation of delays along shared
paths, our assumption is not justified.
For example, the paths terminating at
two flip-flops may contain several common gates with large delays, in which
case both flip-flops can have incorrect
states. However, similar conditions can
and do exist among stuck-at faults in fab
ricated chips, and the viability of the
single-fault model must rest on the unlikelihood of multiple-faultmasking.
We can pose the problem of delay
fault masking as follows: When we generate the propagation sequence to differentiate between true and faulty states
at unit Hamming distance,what are the
chances that this sequence will fail to
differentiate faulty states at a greater
Hamming distance from the true state?
Moreover, one should remember that
the purpose of the test is detection, not
diagnosis.
Further analysis has shown that this
optimistic assumption may, in fact, be
quite realistic in certain multipath activation situations.I0
IEEE DESIGN & TEST OF COMPUTERS

Path search algorithm

We generate paths from sources to
destinationsone at a time, using a depthfirst search algorithm." The source of a
path can be either a primary input or a
flipflop output;its destination can be either a primary output or a flipflop input.
The path generation algorithm searches
consecutively for all paths from one
source before moving on to the next
source. To generate a new path, the algorithm first tries an extension of the last
generated path. If such an extension is
possible, the search continues until
reaching a destination. If no extension is
possible, the algorithm backtracks to the
last unused fan-out and resumes the
search from there. Should the backtrack
reach a source and not find an unused
fan-out, the search for paths from the
next source starts.
By preprocessing the circuit structure
and storing appropriate information at
each node, we can adapt the basic algo- Figure 2. Test generation model for a falling transition at destination
rithm to generate paths in decreasing
order of path lengths (or delays). We
vectors have been applied to the ments for gates along the path during
can also adapt it to generate a sample of
combinational logic. Since the cir- the activation vectors u,+~and 0,+2are
paths by randomizing the next choice in
the forward search procedure.
cuit is sequential,initialization vec- captured by the gates ANDl and AND2.
In our implementation of the algotors, if necessary, precede the path The output of ANDl feeds flip-flop FF1,
whose output feeds AND2. The output
activation vectors.
rithm, we used a preprocessing step to
count the number of paths from any
2. Once the stuck-at fault is activated, of AND2 is inverted to generate signal
gate to all destinations.With this inforits effect in the form of D or D is in- AND2N, on which we introduce astuckjected into the path's destination at-1 fault.The flipflop FFl is initialized to
mation, the algorithm sorts the fan-out
flip-flop.This happens at the second 0 state and is controlled by the circuit's
list of each gate output in decreasing
path activation vector (u!+~
path count order. We obtained excelin Figure system clock, Ck. Clearly, the fault
1). Prior to its activation, the stuck- AND2N s-a-1will be activated on4ywhen
lent results for the sequentialcircuit
at fault must not interfere with the the path is activated by two consecutive
benchmarks, on a Silicon Graphics (SGI
circuit's normal operation.
vectors.
340) computer." For example, it took
At that time the state of the signal
322 CPU seconds to generate 244,854
3. After the fault effect is stored in the
paths in circuit s9234.
destination flip-flop, the stuck-at AND2N will be D.The AND gate AND4
fault must allow the fault-free func- and the OR gate TERM insert this Dstate
tion of the circuit during the propa- into the destination flip-flop FFD under
Test generation model
the control of a finite-state machine
gation phase.
Given a path and a transition, we cre(FSM, within dotted lines in Figure 2).
ate a modified circuit in which a test for
Figure 2 shows how we implement The type of gate we use for TERM d e
a specified single stuck-at fault will d e
tect the delay fault. We define thisstuck- the above functions.To test the path ace pends on the type of transition arriving
at fault as follows:
(shown in bold lines), which lies be- at the destination e. The gate should sentween two flip-flops, FFS and FFD, we sitize the path between AND4 and FFD
1. The stuck-at fault must be activated insert a modeling block as shown with- during the second path activation vector
only when the two path activation in the dashed lines. The signal require- u,+~.Since e has a falling transition,we
MARCH 1993
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use an OR gate for TERM.
During initialization, the path can be
activated one or more times. Because of
the slow clock, however, the fault effect
must not enter the destination flip-flop
FFD. Holding flip-flop FF2 in a 1 state
during initialization ensures this. At the
end of the initialization phase, the test
generator clears FF2 to a 0 state. This
procedure guarantees that the AND4
gate’soutput, as forced by the FSM, remains 0 before and after fault activation
to provide continuity through the gate
TERM. The procedure also ensures that
the circuit function remains normal.
In the path activation phase, the FSM
produces a 1 output to inject a D into
FFD only when the path is activated and
010

Figure 3.FSM state diagram.

010

F A U L T

AND2 turns to 1. Subsequently, the FSM
settles into a 1 state with a 0 output and
remains in that state throughout the
propagation phase. Figure 3 presents the
FSM state diagram. Asshown in Figure 2,
the FSM is implemented with the single
flipflop FE?,which is clocked by Ck.
When a rising transition arrives at the
destination flip-flop FFD, we insert the
AND gate TERM in the path to inject a D
in the flip-flop. As explained earlier,
TERM must sensitize the path for the
fault effect to enter FFD during the sec~ . conond path activation vector u ~ +This
struction is shown in Figure 4.
Hazard elimination for robust
tests. We can incorporate the test generation model just described into any sequentialcircuit test generator program
for stuck-at faults by modifying the
netlist according to the path under consideration.However, robust test generation may require special effort.
The presence of hazards on steady

Figure 4. Testgeneration model for a rising transition at destination.
24
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signals SO and S1 can invalidate a delay
test. In general,test generator programs
do not attempt to relate the signal values
that occur in two different time frames.
The vectors are not guaranteed to prcduce hazard-free signals. Therefore, SO
and S1 signals require special consideration.
Notice that the steadysignal requirement must be imposed only on the two
path activation vectors u,+~and u ~ +We
~.
feed all steady signals to an AND gate to
generate a steadysignal function, SS.
We feed the S1 signals directly and the
SO signals in their complemented form
to the AND gate. The test generator must
then ensure that 1) both u,,~and uj+2are
contained in the Same prime-implicant
cube of the function SS, and 2) no static
hazard is produced by the application of
these two vectors at the signal SS. Requirement 1 appears to be enough for
hazard-free tests, but the following example shows that is not true.
Example. Suppose the path shown in
bold in Figure 5 is to be activated for a
falling transition at its input. The figure
shows the ANDl, AND2, and AND gates
for the example path. The ON set of a signal is the set of all primary input vectors
that set the signal to 1. Similarly,the vectors in the OFF set imply a 0 on the signal. One can easily verify that the only
cube of SS that has non-null intersections with the ON sets of both ANDl and
AND2 gatesisx=l,j=l,and b=l. However, that does not provide a robust test for
the fault considered because signal D
(and hence SS) can have a static hazard
due to the transition on input a.
The example points out the need to
restrict the candidate cubes of SS to
those that do not produce any static hazard at SS. A practical procedure would
be to first generate the ON set of SS by
means of a Podem-like line justification
procedure.12 By definition, the ON set
contains all the cubes (with 0, 1, or X
specified in each bit position) that set SS
to 1. If 1’sand 0’sin a cube are identified
IEEE DESIGN & TEST OF COMPUTERS

with Sl’s and SO’S,respectively, the resulting value at the line SS will be S1.
Thus, we get a potential path activation
vector pair (ui+,,ui+2),which we could
supply to thesequential test generator. If
the test generator does not succeed in
augmenting this vector pair with the
necessary initialization and propagation
vectors, it backtracks to generate the
next cube in the ON set of SS.
The procedure just outlined does not
represent a complete robust-test generation algorithm because a cube generated
by the line justification procedure may be
overspecified, imposing unnecessary
constraints on the initialization and prop
agation phases. To overcome this problem, we can use a simulation-based
approach to generate all prime cubes
that contain the cube generated by line
justification. The maximalcompaction
method suggested by Pomeranz and
ReddyI3is adaptable for this purpose.
To adapt the test generation procedure to the regularclock testing mode,
we do not use a slow clock, and we can
activate the path under test several times
during the test sequence.We model this
situation by eliminating the FSM from
the circuits of Figures 2 and 4. Thus, the
output of AND2N, with an s-a-1 fault,
feeds directly into an input of TERM.
Implementationand results

The implementation of our path delay test generation method combines
the path search algorithm and circuit
modification discussed in the preceding
two sections and asequentialcircuit test
generator. We used Steed,I2a test generation algorithm that generates ON sets
and OFF sets for each combinational
logic output. It then generates a test vector for the given single stuck-at fault, using a combinational test generator.
Starting in the given initial state, Steed
generates an initialization sequence to
precede the test vector. If the test vector
has produced the fault effect at the destination flip-flop of the path under test,
Steed adds a propagation sequence to
MARCH 1993
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Figure 5. Circuit in robust-test example.

propagate the fault effect to a primary
output. Although we could use any sequentialcircuit test generator,Steed a p
pears to be ideal because it assumes the
circuit to be fault-free in the initialization
and propagation phases. This assump
tion is valid in our case due to the slowing of the clock.
We developed a prototype system
that generates delay tests for two faults
(with rising and falling transitions, r e
spectively) on each path. The system
consists of three programs: a path generator, a stuck-at-faultmodel builder, and
the Steed test generator. The path generator places all paths in the form of signal
arrays in a file. The model builder reads
a path, builds two models for the rising
and falling transition faults,specifies the
single stuck-at fault for each transition,
and calls Steed twice. We use a modified version of Steed, which generates
tests only for specified faults. We run
Steed without fault simulation because,
as explained earlier, the fault-free time
frame assumption is valid for delay
faults. The test generator produces vector sequences for any detectable faults.
Then, the model builder prepares models for the next path in the file and calls
the test generator. The three programs
run in a Unix shell environment. We did

not implement the robustness condition
in the prototype system.
Table 2 (next page) lists results obtained with the prototype system’on
most of the sequentialcircuit benchmarks. The prototype effectively generates delay tests, but its implementation is
not particularly efficient. Although all
the system programs use somewhat similar data structures, they repeatedly access data from the disk. We have not
included disk I/O time in the measured
run times given in Table 2. However, our
shell-based implementation degrades
response time drastically for large circuits. Another difficulty is the test generator‘sslow response due to page faults,
especially for large circuits.
The total number of faults is twice that
of the total number of paths. Our prototype assumed circuits to have a global
clear input to initiallyset all flipflops into
the 0 state. This initial state was used by
the test generator. The reported CPU
times, on the Sun Sparc2 workstation,
do not include path generation time,
which was relatively small. Also not included is the time required by Steed’s
ON set and OFF set generation, which
our prototype repeated for each fault. In
two circuits, s1196 and s1238, which
contained larger numbers of paths, we
25
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Table 2. Path delay test generation in nonscan mode.

’

Circuit
name

No. of
faults

s27
s208
s298
s344
s349
s382
s400
s420
s444
s510
s526
s526n
s820
s832
5.953
s l 196
s1238
s1488
s1494

56
290
462
710
730
800
896
738
1,070
738
820
816
984
1,012
2,266
4,000*
4,000*
1,924
1,952

Coverage

(“4
37.5
16.6
20.8
25.9
25.2
1.3
1.1
6.4
5.6
23.4
3.8
3.8
37.4
36.4
40.2
51 .O
41.5
37.5
37.0

Test Gen. CPU seconds
Total
Per fault

2.2
18.8
150.4
1,155.9
1,168.1
34,962.6
42,278.0
334.0
14,209.6
1 13.6
42,521.2
42,564.4
2,952.0
3,162.6
1,287.7
48,355.3
28,050.5
901.3
928.8

0.039
0.065
0.326
1.628
1.600
43.703
47.1 85
0.453
13.280
0.154
51.855
52.162
2.917
3.1 25
0.568
12.090
7.013
0.469
0.476

AV. vectors
per fault

3
8
21

5
5
33
33
9
55
24
62
62
9
9
11
3
3
15
15

*Portio/ set of faults
.

analyzed only 4,000 faults each. Although not always so,the test generation
time generally increases with the number of vectors. However, the average
number of vectors per fault is not a function of circuit size but may depend on
the circuit’ssequential complexity.
Our prototype implementation seriously limited the capability to process
very large circuits. For example, for the
circuit s9234, which has very few sensitizable paths, Steed required nearly 4 1
seconds per fault. The first 1,500 path
delay faults in the list produced no test.
For s5378, one 13-gatepath was tested
by just two vectors for the rising transition and by three vectors for the falling
transition. However, the test generation
time was 150 seconds per fault. We processed a very small fraction of paths for
these two circuits (thus,they are not listed in Table 2).
In Table 2, coverage ranges from a
low of 1.1% in s400 to a high of 51.0%in
26

sl196. As mentioned earlier, our prototype does not include hazard elimination for robust tests. For some faults,
hazard-free tests may not exist. Thus, the
coverage of robust tests will be even
lower. A low path coverage, however,
may not be a serious concern if we use
delay tests with stuck-at fault tests.This is
because our delay tests can cover all
sensitizable paths, resulting in better testing in situations requiring speed sorting
of VU1 devices.

Scan circuit testing. We can easily
apply our test generation method to circuits with scan design. There are two
methods of delay testing of scan hardware. Since all flipflops are controllable
and observable through the scan register, we can test a path delay fault with
just two vectors, ul and u2.However,we
also must specify the corresponding flipflop states s1and s2for each vector.
The first method uses the normal scan

register for scan-in and scan-out of flip
flop states.I4In this case,s2 must be generated either by the combinational
circuit when u1 is applied with the flip
flops initialized to state sl, or by a single
bit shift of the scan register. To generate
tests,we first implement the scan register.
The test generation model circuit will
contain only the gates ANDl, AND2, and
the flipflop FFI, initialized to 0. We make
the output of AND2 a new primary output
on which a stuck-at4 fault is tested.
The test generator then uses the scan
register to set the circuit to any desired
state sl. It also controls the mode control
input. Thus, it generates the vectors with
either the functional mode or the scan
mode, whichever is convenient. No
propagation sequence is generated b e
cause the stuck-at fault is now on a primary output.We can obtain robust tests
by imposing the steadysignalcondition
discussed earlier.
In the second method, a modified
scan design includes a hold latch between each flip-flop and the combinational logic.*The hold latch operates in
two modes: transparent and hold. All
hold latches are controlled by a common hold clock primary input, which
keeps them in the transparent mode
during normal operation. Again, a path
delay test consists of two vectors, ul and
u2,and their corresponding states,s1and
s2.First we scan in s1and load it into the
hold latches by changing the hold clock
from transparent to hold mode. Then we
apply u1 to the primary inputs. Next we
scan s2 into the scan shift register. We
apply u2 to the primary inputs while the
hold clock changes all hold latches to
transparent mode. We then set the circuit in normal mode and, one clock period later, apply Ck to capture the fault
effect in the destination flipflop. Ascanout follows.
To generate delay tests, we make all
flipflop outputs @resentstates) primary
inputs and all flipflop inputs (next
states) primary outputs. The modeled
circuit again contains ANDl, AND2, and
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FF1 initialized to 0. We also make the
output of AND2 a primary output, on
which we introduce a stuck-at4 fault.
For robust tests, the steadysignalcondition must be imposed.
Table 3 summarizes test generation
results obtained for the scan/hold method. As we expected, the coverages are
higher than those for the nonscan circuits given in Table 2. We generated
only two vectors for each testable path.
CPU time for test generation is also more
manageable. However, the two largest
circuits again posed problems for the
test generator. It analyzed only 1,474
faults in s5378 and 92 faults in s9234.
These faults were not randomly selected
but were taken from the beginning of
the path file. Thus, the coverage shown
for these two circuits may not be correct.
For the scan/hold method,we implemented the hazard elimination part of
our algorithm. In Table 3, the coverage
labeled “Robust” is the percentage of
path faults for which robust tests were
found. The “Total”coverage additionally includes the paths for which only nonrobust tests were found. The total
coverage is comparable to results reported by other resear~hers.’~
Table 3 shows that for several circuits
we found robust tests for most sensitizable paths, pointing to the usefulness of a
robust-test generator that can select the
proper test when several possible tests
exist. However,this result holds true only
for scan/hold circuits. We would expect
a lower robust coverage for nonscan and
normal scan circuits, which we plan to
investigate in the future.
OURTEST GENERATION METHOD allows
any sequentialcircuit test generator to
produce path delay tests for nonscan circuits. In addition, the method’sgenerality permits easy application to the
simpler cases of scan and scan/hold circuits. Our hazard avoidance procedure,
when fully implemented, wili allow generation of robust tests.
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To simplify the problem of path delay
test generation,we used a single-faultypath model. Although the singlefault
model is popular in stuck-at-faulttesting,
its use in delay testing needs further
analysis and experience.
A direct application of our technique
is path delay fault simulation. For each
critical path,we add the modeling block
with a stuck-at fault. Then a concurrent
fault simulation with any given vector
sequence determines the path delay
fault coverage. Another application involves currently popular static path analyzers, which generate superfluous data
on failing paths whose delay cannot
cause an incorrect output. We call these
sequentially false paths. Application of
our test generation method to dynamic
timing analysis eliminates such paths
from consideration.I6
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